Abstract-In a circuit, timing errors occur when a logic gate output does not switch before the clock rising edge. In this letter, we consider Gallager B decoders under timing errors, following the error model derived by Amaricai et al. from SPICE measurements. For this model, we provide a theoretical analysis of the performance of LDPC decoders. This letter is based on the analysis of the computation trees of the decoder free of logic gate errors and of the decoder with timing errors. As a main result, we show that as the number of iterations goes to infinity, the error probability of the decoder with timing errors converges to the error probability of the logic gate error-free decoder. Monte Carlo simulations confirm this result even for moderate code lengths, which is in accordance with the experimental observations.
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I. INTRODUCTION
O VER the past decade, the size of electronic chips has considerably reduced, while the integration factors have dramatically increased. Due to this huge scale change, energy consumption has become a major issue in the design of the next generations of electronic devices. Typical solutions involve decreasing the power supply of electronic chips by several orders of magnitude and/or reducing the clock period [3] . However, both lower power supply and clock period reduction make electronic components much more sensitive to noise.
Due to increased noise sensitivity, errors of different nature may appear in the computation units built on such hardware. Permanent errors make some of the gate outputs stuck at a certain value, while transient errors appear only from time to time at the gate output. As a particular case, reducing the clock period makes computational units much more sensitive to transient timing errors that appear when the logic gate output does not switch before the clock rising edge [4] .
In the context of communication and storage, several recent works were devoted to the performance analysis of Low Density Parity Check (LDPC) decoders under hardware errors. Most of these works consider very simple transient dataindependent models to represent hardware errors [5] - [10] .
The performance of LDPC decoders under data-dependent transient models was investigated in [11] while permanent errors were considered in [12] . Most of these works show that hardware errors degrade the performance of LDPC decoders. Surprisingly, it was also shown that under certain conditions, the noise may improve the performance of Gradient Descent Bit-Flipping decoders [8] , [9] and Gallager-B decoders [13] .
The objective of this letter is to analyze the effect of timing errors on the performance of LDPC decoders. Timing errors cannot be represented by the transient error models considered in [5] - [9] since they induce memory in the decoder. For example, in the timing errors model considered in [2] , the gate output can be either the correct value, or the value from the previous iteration if the gate output did not switch before the clock rising edge. This model was initially proposed in [1] and its accuracy was verified by Monte-Carlo simulations on SPICE (Simulation Program with Integrated Circuit Emphasis). In [2] , it was observed that Gallager B decoders with timing errors can actually achieve the same performance as error-free decoders. Although very promising, the performance analysis of [2] was only carried through MonteCarlo simulations. Hence, in order to understand whether the results of [2] can be generalized to other code and decoder parameters, there is a need for a theoretical analysis of LDPC decoders under timing errors.
In this letter, we consider the error model introduced in [2] for timing errors in a Gallager-B LDPC decoder (see Section III). For this model, we provide a theoretical analysis of the performance of LDPC decoders under timing errors (Section IV). Our analysis relies on the same proof technique as for the analysis of the performance of LDPC decoders under serial scheduling [14] . We first provide bounds on the computation tree of the LDPC decoder under timing errors. From these bounds, we show that as the number of iterations goes to infinity, the error probability of the decoder with timing errors converges to the error probability of the error-free decoder. We confirm through Monte Carlo simulations the accuracy of the proposed analysis and show that the asymptotic performance of LDPC decoders under timing errors is indeed the same as the performance of errorfree decoders even for moderate code lengths (Section V).
II. PRELIMINARIES
Consider an LDPC code, with the parity check matrix H of size m × n. The corresponding Tanner graph is composed of n Variable Nodes (VN) v ∈ V = {1, . . . , n}, m Check Nodes (CN) c ∈ C = {1, . . . , m}, and edges connecting VNs and CNs. The set of CNs (resp. VNs) that are connected to VN v (resp. CN c) is denoted N v (resp. N c ).
A binary phase-shift keyed codeword is transmitted over a Binary Symmetric Channel (BSC) of parameter α, In each iteration > 0, for each CN c ∈ C, and for
, where is taken componentwise and denotes the product of the incoming messages. In each iteration l ≥ 0, for each VN v ∈ V , and
The value b is a parameter of the Gallager B decoder, |.| denotes the absolute value, and sgn is the signum function. By convention, we take sgn(0) = 0. The function MAJ is defined as MAJ(μ) = μ wherein denotes the sum of its argument's components.
Based on the above description of the error-free Gallager B decoder, we now introduce the error model we consider to represent the timing errors in the decoder.
III. TIMING ERROR MODEL
We now formulate mathematically the error model that was proposed in [1] and considered in [2] in order to represent timing errors in the decoder.
Denote by a deterministic Boolean function with d inputs and a single output.
is computed by a logic gate, and let the inputs at iteration
The error model is depicted in Figure 1 , wherein the output of the noisy gate is z ( ) . In general, z ( ) is a random variable described by the conditional distribution function P(z ( ) |y ( ) , y ( −1) ). It defines an error model with memory, since the output z ( ) depends on the function output value y ( −1) in the previous iteration. In this letter we consider the case
where the "delay error" D ( ) , > 0 are Bernoulli random variables with parameter ε, D = 1 ⊕ D, and · is the Boolean AND. According to (2) , a noisy function outputs the random variable z ( ) that can take only two values, namely y ( ) and y ( −1) with the following probabilities P{z ( ) = y ( ) } = 1 − ε and P{z ( ) = y ( −1) } = ε. The model described by (2) captures the probability that the gate output did not switch before the clock rising edge. In the decoder with timing errors, we assume that the initialization of the messages ν (0) v,c is error-free. We also assume that the first iteration (labeled as 1) is error-free. This assumption was already considered in [2] so that the decoding of the current codeword does not depend on the decoding of the previous codeword. In practice, this may be done by waiting for several clock cycles for the signal to stabilize before moving to the next iteration.
In the following, we denote by ν 
To streamline the exposition of the results, we assume ε MAJ = ε ⊕ = ε. Note, however, that our theoretical analysis may be readily generalized to values of ε that are different for CNs and VNs.
IV. PERFORMANCE ANALYSIS This section provides a theoretical analysis of the performance of LDPC decoders under timing errors. As for the analysis of the performance of decoders under serial scheduling [14] , our analysis is based on the comparison of the computation graphs of the decoder under timing errors and of the error-free decoder. In the following, we will assume, as in [14] and [15] , that these computation graphs are cycle-free and we will refer to them as computation trees. For a definition of a computation tree, the reader is referred to [16, Ch. 4] .
The channel is output symmetric, and the deterministic VN and CN mappings followed by the timing error model (2) are also symmetric, see [7] , [17] . Applying [7, Th. 1] and the results of [17] for symmetric decoders hence gives that the error probability of the decoder with timing errors does not depend on the transmitted codeword. In the analysis, we thus assume without loss of generality that the all-zero codeword was transmitted.
A. Computation Tree Analysis
For the analysis, the first key observation is that the message on the edge e = (v, c) from v to c in iteration can be ultimately expressed as a function f and CNs at distance strictly less than 2 − 1 of v [15] . The second key observation is that according to the model defined
is not a complete computation tree but a random graph which depends on the timing errors that occur in the decoder.
In the following, before stating our main result, we first illustrate the relation between computation trees of the perfect decoder and of the decoder with timing errors.
Example: Fig. 2 v 3 (y 6 , y 7 ) . The computation trees in Fig. 2 are obtained from the following message exchange in the graph.
shows computation trees for a decoder with timing errors at iterations
• At iteration 1, no timing error is introduced, and thus ν (1) 
• At iteration 2, we get ν (2) c 2 (y 2 , y 4 , y 5 ). Since one timing error is introduced when computing ν (2) v 3 ,c 2 , we have ν (2) 
that is the message from iteration 1. As a result, μ (2) 
hence corresponds to the upper part of Fig. 2 . Note that the timing error in the computation of the message from v 5 to c 3 will only impact the computation tree at iteration 3.
• At iteration 3, since one timing error is introduced when computing ν
v 3 ,c 2 (y 3 , y 6 , y 7 ), the correct message from iteration 2. The computation tree N (4) e hence corresponds to the lower part of Fig.2 , where the nodes after v 5 are not in the computation tree due to the timing error in the message from v 5 to c 3 at iteration 2. In order to perform our analysis, we need the notion of a tree inclusion relation defined as follows. Given two subtrees N 1 and N 2 of the Tanner graph, N 1 is said to be included in N 2 , and denoted N 1 ⊆ N 2 , if all the (check and variable) nodes in N 1 are also in N 2 . From the message exchange in Example, it can be noticed that N (2) 
e . This relation may be generalized to any error pattern and at any iteration, as stated in the following theorem.
Theorem 1: For any edge e and at any iteration > 0,
Proof: The proof is done by induction for a given edge e. After the first (error-free) iteration of the decoder, we have N The above theorem shows that at a given iteration 3 , the computation tree of the decoder with timing errors is smaller than the computation tree of the error-free decoder. The theorem also gives the smallest subtree N ( +1) e that the decoder with timing errors has explored at iteration 3 . Note that the bounds (1) on computation trees cannot, in general, be rewritten into bounds on error probabilities, unless the Belief Propagation (BP) decoder is considered (see [15, Th. 7] ).
At the end, Theorem 1 permits to analyze the error probability of the decoder under timing errors when the number of iterations goes to infinity.
B. Asymptotic Error Probability
Denote by P ( ) e the bit error probability of the error-free decoder at iteration , and denote by P ( ) e the bit error probability of the decoder with timing errors. The expression of P ( ) e can be obtained with density evolution, as described in [15] . The error probability P ( ) e could be expressed with the density evolution technique proposed for decoders with memory [17] , but its expression would be very difficult to derive and to evaluate. Hence, in the following, instead of deriving the expression of P ( ) e for any , we only give the asymptotic error probability P Proof: By taking the limit of (1) when goes to infinity, we get lim
, since the same computation tree necessarily gives the same error probability.
Theorem 2 shows that the performance of the decoder with timing errors reaches the performance of the error-free decoder when the number of iterations is sufficiently large. This confirms what was observed experimentally in [2] for the Gallager B decoder for a high number of iterations. We now verify at finite length the accuracy of the asymptotic analysis.
V. SIMULATION RESULTS
In this section, we evaluate through simulations the Bit Error Rate (BER) performance of the Gallager B decoders under timing errors. We consider a BSC of parameter α and we evaluate the Gallager B performance for four regular codes defined by their degrees (d v , d c ) . The (3, 5)-code is of length n = 1000, the (3, 6)-code is of length n = 504, the (4, 16)-code and the (4, 8)-code are of length n = 1296. Fig. 3 represents the BER of the Gallager B decoder for the two considered codes for = 100 iterations and for ε = 0, ε = 0.2. For both codes, the performance of the decoder with timing errors is the same as the performance of the errorfree decoder, despite the fairly large value ε = 0.2. This result is in accordance with Theorem 2 that shows that the asymptotic performance is the same with and without timing errors. In Fig. 3 , we also see a small difference in the error floor between the curves for the error-free decoder and for the decoder with timing errors. This difference may come from the fact that our analysis assumes that the computation graphs are cycle-free. Future works will be dedicated to predicting the performance of LDPC decoders under timing errors for computation graphs with cycles. The above results confirm what was experimentally observed in [2] for the Gallager B decoder under timing errors on Latin Square (LS) codes [18] .
VI. CONCLUSION
In this letter, we provided an analysis of the asymptotic performance of Gallager B decoders under timing errors. We showed that as the number of iterations goes to infinity, the error probability of the decoder with timing errors converges to the error probability of the error-free decoder. Monte Carlo simulations confirmed this result even for moderate code lengths. The analysis for the Gallager B decoder may be extended to other decoders such as BP, Min-Sum, etc.
